

L Number	Hits	Search Text	DB	Time stamp
-	7	Scales.in. and pipeline and prolog\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 16:50
-	4	(Scales.in. and pipeline and prolog\$4) and (@ad<=19991230 or @rlad<=19991230)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 16:52
-	6	Tirumalai.in. and pipeline and register\$4	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 16:52
-	5	(Tirumalai.in. and pipeline and register\$4) and (@ad<=19991230 or @rlad<=19991230)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 16:52
-	2	((Tirumalai.in. and pipeline and register\$4) and (@ad<=19991230 or @rlad<=19991230)) and (speculat\$4 or predicat\$4)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:18
-	40	(Mahlke.in. or Rau.in.) and (pipelin\$4 or loop same schedul\$4)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 16:54
-	18	((Mahlke.in. or Rau.in.) and (pipelin\$4 or loop same schedul\$4)) and (@ad<=19991230 or @rlad<=19991230) and (speculat\$4 or predicat\$4)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:07
-	35	((Mahlke.in. or Rau.in.) and (pipelin\$4 or loop same schedul\$4)) and (@ad<=19991230 or @rlad<=19991230) and (pipelin\$4)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:04
-	18	((Mahlke.in. or Rau.in.) and (pipelin\$4 or loop same schedul\$4)) and (@ad<=19991230 or @rlad<=19991230) and (pipelin\$4) and ((Mahlke.in. or Rau.in.) and (pipelin\$4 or loop same schedul\$4)) and (@ad<=19991230 or @rlad<=19991230) and (speculat\$4 or predicat\$4))	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:05
-	88	(pipeline same loop) and (schedul\$4 or optimi\$5) and (temporar\$2 adj2 register)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:07
-	20	((pipeline same loop) and (schedul\$4 or optimi\$5) and (temporar\$2 adj2 register)) and (@ad<=19991230 or @rlad<=19991230) and (speculat\$4 or predicat\$4)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:11
-	2	((pipeline same loop) and (schedul\$4 or optimi\$5) and (temporar\$2 adj2 register)) and (@ad<=19991230 or @rlad<=19991230) and (speculat\$4 or predicat\$4)) and (pipelin\$4 near7 loop)	USPÄT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:15
-	18	("4044338" "4453212" "4807115" "4858105" "4928223" "5053631" "5058048" "5129067" "5136697" "5226126" "5226130" "5465379" "5471626" "5532856" "5568622" "5598546" "5636216" "5696955").PN.	USPÄT	2003/10/11 17:16

-	18	("4044338" "4453212" "4807115" "4858105" "4928223" "5053631" "5058048" "5129067" "5136697" "5226126" "5226130" "5465379" "5471626" "5532856" "5568622" "5598546" "5636216" "5696955").PN.	USPAT	2003/10/11 17:16
-	2	((("4044338" "4453212" "4807115" "4858105" "4928223" "5053631" "5058048" "5129067" "5136697" "5226126" "5226130" "5465379" "5471626" "5532856" "5568622" "5598546" "5636216" "5696955").PN.) and (temporar\$2 adj2 register)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:17
-	5	((Tirumalai.in. and pipeline and register\$4) and (@ad<=19991230 or @rlad<=19991230)) and (pipelin\$4 near7 loop)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:18
-	2	((Tirumalai.in. and pipeline and register\$4) and (@ad<=19991230 or @rlad<=19991230)) and (pipelin\$4 near7 loop)) and (speculat\$4 or predicat\$4)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 17:19
-	2	((US-6341370-\$ or US-6178499-\$ or US-6240509-\$ or US-5930492-\$ or US-5835776-\$ or US-6289443-\$).did.) and speculat\$4 and (temporary near4 register) and (pipeline or (schedul\$4 same loop))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:09
-	34	(register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:11
-	30	((register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)) and (@ad<=19991230 or @rlad<=19991230)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:11
-	28	((register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)) and (@ad<=19991230 or @rlad<=19991230)) not ((US-6341370-\$ or US-6178499-\$ or US-6240509-\$ or US-5930492-\$ or US-5835776-\$ or US-6289443-\$).did.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:12
-	26	(((((register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)) and (@ad<=19991230 or @rlad<=19991230)) not ((US-6341370-\$ or US-6178499-\$ or US-6240509-\$ or US-5930492-\$ or US-5835776-\$ or US-6289443-\$).did.)) not Granston.in.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/11 18:13
-	11	(((((register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)) and (@ad<=19991230 or @rlad<=19991230)) not ((US-6341370-\$ or US-6178499-\$ or US-6240509-\$ or US-5930492-\$ or US-5835776-\$ or US-6289443-\$).did.)) not Granston.in.) and (speculat\$4 same temporar\$5)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/14 14:10

-	8	(US-6289443-\$ or US-6178499-\$ or US-6341370-\$ or US-5835776-\$ or US-6240509-\$ or US-5930492-\$ or US-6032252-\$ or US-5898865-\$).did.	USPAT	2003/10/14 14:10
-	4	((US-6289443-\$ or US-6178499-\$ or US-6341370-\$ or US-5835776-\$ or US-6240509-\$ or US-5930492-\$ or US-6032252-\$ or US-5898865-\$).did.) and (((register same allocat\$4) and (pipelin\$4 same loop) and (predicat\$ or speculat\$4) and (temporar\$3 near8 ((stor\$4 and copy\$4) or record\$4 or register)) and (reduc\$4 or optimi\$6)) and (@ad<=19991230 or @rlad<=19991230)))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/14 14:10
-	8	(US-6289443-\$ or US-6178499-\$ or US-6341370-\$ or US-5835776-\$ or US-6240509-\$ or US-5930492-\$ or US-6032252-\$ or US-5898865-\$).did.	USPAT	2003/10/15 10:34
-	5	((US-6289443-\$ or US-6178499-\$ or US-6341370-\$ or US-5835776-\$ or US-6240509-\$ or US-5930492-\$ or US-6032252-\$ or US-5898865-\$).did.) and temporary	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/15 11:02
-	3805	((717/151-161) or (712/216-228)).CCLS.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/15 11:05
-	1	((717/151-161) or (712/216-228)).CCLS.) and (temporary adj2 register) and ("trip count") and (speculat\$4 or predicat\$4) and (pipelin\$4 same loop)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/15 11:07
-	2	("6426746").PN.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2003/10/15 15:37
-	4	((modulo or unroll\$4) adj4 (loop or kernel)) same (speculat\$4 or speculatively)) and (schedul\$4.ab. or schedul\$4.clm.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/17 13:01


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) ^{New!} [more »](#)

[Advanced Search](#)
[Preferences](#)

The "AND" operator is unnecessary -- we include all search terms by default. ([details](#))

Web

Results 1 - 10 of about 356 for **Modulo and Schlansker and Tirumalai**. (0.16 seconds)

Code generation schema for modulo scheduled loops

... States. 18 Rau, BR, **Schlansker**, MS, and **Tirumalai**, PP Code generation schemas for modulo scheduled DO-loops and Laboratories, 1992. 19 ...

portal.acm.org/citation.cfm?id=145795&dl=ACM&coll=portal&CFID=11111111&CFTOKEN=2222222 - [Similar pages](#)

Register allocation for software pipelined loops

... 17 Rau, BR, et al. Code Generation Schema for Modulo Scheduled DO-Loops and WHILE-Loops. ... 19

P. **Tirumalai**, M. Lee, M. **Schlansker**, Parallelization of loops ...

portal.acm.org/citation.cfm?id=143141&dl=ACM&coll=portal&CFID=11111111&CFTOKEN=2222222 -

[Similar pages](#)

[[More results from portal.acm.org](#)]

Citations: Code Generation Schema for Modulo Scheduled Loops - Rau ...

B. Ramakrishna Rau, Michael S. **Schlansker**, PP **Tirumalai**, Code Generation Schema for Modulo Scheduled Loops, pp 158-169. 41 citations found. ...

citeseer.ist.psu.edu/context/16222/0 - 40k - [Cached](#) - [Similar pages](#)

Citations: Parallelization of loops with exits on pipelined ...

... P. **Tirumalai**, M. Lee, and M. **Schlansker**, "Parallelization of loops ... Modulo Scheduling With Isomorphic Control Transformations - Warter (1994) (17 citations ...

citeseer.ist.psu.edu/context/1407/0 - 53k - [Cached](#) - [Similar pages](#)

[[More results from citeseer.ist.psu.edu](#)]

Tech Report: HPL-92-47: Code Generation Schema for

Code Generation Schema for Modulo Scheduled DO-Loops and WHILE-Loops.

Rau, B. Ramakrishna.; **Schlansker**, Michael S.; **Tirumalai**, Partha P. ...

www.hpl.hp.com/techreports/92/HPL-92-47.html - 5k - [Cached](#) - [Similar pages](#)

[PDF] Reduced Code Size Modulo Scheduling in the Absence of Hardware ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Reduced Code Size Modulo Scheduling in the Absence of Hardware Support Josep Llosa 1, Stefan M. Freudenberger 2 HP Laboratories Cambridge HPL-2002-239 August ...

www.hpl.hp.com/techreports/2002/HPL-2002-239.pdf - [Similar pages](#)

[[More results from www.hpl.hp.com](#)]

[PDF] Trimaran ILP Reading List By Topical Category

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Page 6. 27. BR Rau, MS **Schlansker** and PP **Tirumalai**. Code Generation Schemas for Modulo Scheduled DO-Loops and WHILE-Loops HPL-92-47. ...

www.trimaran.org/docs/trimaran_reading_list.pdf - [Similar pages](#)

[PS] Trimaran ILP Reading List By Topical Category This is not intended ...

File Format: Adobe PostScript - [View as Text](#)

... 74. BR Rau. Iterative modulo scheduling. International Journal of Parallel Processing 24, 1 (February 1996), 3-64. 75. BR Rau, MS **Schlansker** and PP **Tirumalai**. ...

www.trimaran.org/docs/trimaran_reading_list.ps - [Similar pages](#)

[[More results from www.trimaran.org](#)]

DBLP: Michael S. Schlansker

... 4, EE, B. Ramakrishna Rau, Michael S. **Schlansker**, Parthasarathy P. **Tirumalai**:

Code generation schema for modulo scheduled loops. MICRO 1992: 158-169. ...

www.informatik.uni-trier.de/~ley/db/indices/a-tree/s/Schlansker:Michael_S.html - 12k - [Cached](#) - [Similar pages](#)

ECE 411 / CA 718-Q HOME PAGE

... [ps, pdf]. **Modulo** Scheduling. * BR Rau, MS **Schlansker**, and PP **Tirumalai**. "Code generation schema for **modulo** scheduled loops." In Proceedings of the 25th Annual ...
www.crhc.uiuc.edu/ece411/sp02/ - 16k - [Cached](#) - [Similar pages](#)

Google

Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2004 Google

Searching for **modulo scheduling and speculation**.

Restrict to: [Header](#) [Title](#) Order by: [Expected citations](#) [Hubs](#) [Usage](#) [Date](#) Try: [Amazon](#) [B&N](#) [Google \(RI\)](#) [Google \(Web\)](#) [CSB](#) [DBLP](#)

10 documents found. **Order: number of citations.**

[Module Scheduling of Loops in Control-Intensive Non-Numeric.. - Lavery, Hwu \(1996\) \(Correct\) \(5 citations\)](#)
[17] Daniel M. Lavery and Wen-mei W. Hwu. **Modulo scheduling** of loops in control-intensive non-numeric
cardit.et.tudelft.nl/~heco/lit/lavery96.pdf

[Enhancing Instruction Level Parallelism Through... - Bringmann \(1995\) \(Correct\) \(5 citations\)](#)
For example, Tirumalai et al. showed that **modulo scheduling** of while loops depends on
Level Parallelism Through Compilercontrolled **Speculation** By Roger Alexander Bringmann B.s.University
Level Parallelism Through Compilercontrolled **Speculation** Roger Alexander Bringmann, Ph.d. Department Of
www.crhc.uiuc.edu/IMPACT/ftp/report/phd-thesis-roger-bringmann.ps.Z

[Two-level Hierarchical Register File Organization.. - Zalamea, Llosa.. \(2000\) \(Correct\) \(4 citations\)](#)
from various consecutive iterations. **Modulo scheduling** [8, 22] is a class of software pipelining
breaking the data dependences (such as data **speculation**) or breaking the control dependence flow
control dependence flow (predication, control **speculation**) increase even more the register
people.ac.upc.es/eduard/papers/paper_c18.ps.gz

[Split-Path Enhanced Pipeline Scheduling for Loops with Control.. - Shim, Moon \(1998\) \(Correct\) \(2 citations\)](#)
overlap of more than one execution path. **Modulo scheduling** simply transforms them into straightline
overlaps between different paths and full **speculation** [6]Unfortunately, EPS may penalize the
way to recover the original machine state when **speculation** turns out to be wrong. In addition, some
altair.snu.ac.kr/~ssm/publication/shim.ps

[Software and Hardware Techniques to Optimize.. - Zalamea, Llosa.. \(2001\) \(Correct\) \(1 citation\)](#)
and delays to move data around. Keywords-**Modulo scheduling**, Register requirements, Spill code,
breaking the data dependences (such as data **speculation**) or breaking the control dependence flow
control dependence flow (predication, control **speculation**) increase even more the register
people.ac.upc.es/eduard/papers/paper_c20.ps.gz

[Loop Shifting and Compaction for the High-Level.. - Gupta, Gupta, Dutt.. \(2004\) \(Correct\)](#)
compiler community [7, 8, 9, 10, 15, 16]**Modulo scheduling** and its variants [7, 9] create a schedule
way (e.g.reverse [4] and conditional **speculation** in [5])in order to gain improvement in
a code motion transformation called conditional **speculation** [5]Note that, when shifting operations out
www.cecs.uci.edu/technical_report/TR03-14.pdf

[Ia-64 Code Generation.. - Vikram Rao North \(Correct\)](#)
such **speculation**, predication, and **modulo scheduling**, which are also supported the IA-64
. 3.2.1 **Speculation** 3.2.2
Tinker implements number ILP optimizations such **speculation**, predication, and **modulo scheduling**, which are
www.tinker.ncsu.edu/theses/vsrao_ms.ps

[Memory Profiling For Directing Data Speculative Optimizations And... - Connors \(1997\) \(Correct\)](#)
[13]and software pipelining using **modulo scheduling** [14]In addition, a scheduling technique
Tracking System :12 2.4 The MCB Data **Speculation** Approach :13
34 4.1 Profile Data Conflict (PDC) Rate and Data **Speculation** :35 4.2 AddressBased Conflict
www.crhc.uiuc.edu/IMPACT/ftp/report/ms-thesis-daniel-connors.ps.Z

Try your query at: [Amazon](#) [Barnes & Noble](#) [Google \(RI\)](#) [Google \(Web\)](#) [CSB](#) [DBLP](#)

CiteSeer.IST - Copyright [NEC](#) and [IST](#)



Find:

Searching for **modulo scheduling and speculation**.

Restrict to: [Header](#) [Title](#) Order by: [Expected citations](#) [Hubs](#) [Usage](#) [Date](#) Try: [Amazon](#) [B&N](#) [Google \(RI\)](#) [Google \(Web\)](#) [CSB](#) [DBLP](#)

10 documents found. Order: number of citations.

[Modulo Scheduling of Loops in Control-intensive Non-Numeric.. - Lavery, Hwu \(1996\) \(Correct\) \(5 citations\)](#)
[17] Daniel M. Lavery and Wen-mei W. Hwu. **Modulo scheduling** of loops in control-intensive non-numeric
cardit.et.tudelft.nl/~heco/lit/lavery96.pdf

[Enhancing Instruction Level Parallelism Through... - Bringmann \(1995\) \(Correct\) \(5 citations\)](#)
For example, Tirumalai et al. showed that **modulo scheduling** of while loops depends on
Level Parallelism Through Compilercontrolled **Speculation** By Roger Alexander Bringmann B.s. University
Level Parallelism Through Compilercontrolled **Speculation** Roger Alexander Bringmann, Ph.d. Department Of
www.crhc.uiuc.edu/IMPACT/ftp/report/phd-thesis-roger-bringmann.ps.Z

[Two-level Hierarchical Register File Organization.. - Zalamea, Llosa.. \(2000\) \(Correct\) \(4 citations\)](#)
from various consecutive iterations. **Modulo scheduling** [8, 22] is a class of software pipelining
breaking the data dependences (such as data **speculation**) or breaking the control dependence flow
control dependence flow (predication, control **speculation**) increase even more the register
people.ac.upc.es/eduard/papers/paper_c18.ps.gz

[Split-Path Enhanced Pipeline Scheduling for Loops with Control.. - Shim, Moon \(1998\) \(Correct\) \(2 citations\)](#)
overlap of more than one execution path. **Modulo scheduling** simply transforms them into straightline
overlaps between different paths and full **speculation** [6] Unfortunately, EPS may penalize the
way to recover the original machine state when **speculation** turns out to be wrong. In addition, some
altair.snu.ac.kr/~ssm/publication/shim.ps

[Software and Hardware Techniques to Optimize.. - Zalamea, Llosa.. \(2001\) \(Correct\) \(1 citation\)](#)
and delays to move data around. Keywords-**Modulo scheduling**, Register requirements, Spill code,
breaking the data dependences (such as data **speculation**) or breaking the control dependence flow
control dependence flow (predication, control **speculation**) increase even more the register
people.ac.upc.es/eduard/papers/paper_c20.ps.gz

[Loop Shifting and Compaction for the High-Level.. - Gupta, Gupta, Dutt.. \(2004\) \(Correct\)](#)
compiler community [7, 8, 9, 10, 15, 16] **Modulo scheduling** and its variants [7, 9] create a schedule
way (e.g. reverse [4] and conditional **speculation** in [5]) in order to gain improvement in
a code motion transformation called conditional **speculation** [5] Note that, when shifting operations out
www.cecs.uci.edu/technical_report/TR03-14.pdf

[Ia-64 Code Generation - Vikram Rao North \(Correct\)](#)
such **speculation**, predication, and **modulo scheduling**, which are also supported the IA-64
. 3.2.1 **Speculation** 3.2.2
Tinker implements number ILP optimizations such **speculation**, predication, and **modulo scheduling**, which are
www.tinker.ncsu.edu/theses/vsrao_ms.ps

[Memory Profiling For Directing Data Speculative Optimizations And... - Connors \(1997\) \(Correct\)](#)
[13] and software pipelining using **modulo scheduling** [14] In addition, a scheduling technique
Tracking System :12 2.4 The MCB Data **Speculation** Approach :13
34 4.1 Profile Data Conflict (PDC) Rate and Data **Speculation** :35 4.2 AddressBased Conflict
www.crhc.uiuc.edu/IMPACT/ftp/report/ms-thesis-daniel-connors.ps.Z

Try your query at: [Amazon](#) [Barnes & Noble](#) [Google \(RI\)](#) [Google \(Web\)](#) [CSB](#) [DBLP](#)

CiteSeer.IST - Copyright [NEC](#) and [IST](#)